Keywords: Image Reconstruction, Cardiovascular
Motivation: Real-time MRI requires efficient data acquisition and low latency image reconstruction along high temporal resolution. The pMRI method known as GRAPPA, offers advantage in terms of fast data acquisition.
Goal(s): However, large computational requirements of GRAPPA limit its performance in real-time clinical settings.
Approach: This paper presents a novel MPSoC based hardware accelerator which combines 32-bit FPGA based accelerator module with multiple DSP engines and on-chip ARM processor, to provide sufficient computational resources for GRAPPA.
Results: The results using in-vivo cardiac datasets i.e. 18-receiver coils, show that the proposed accelerator reconstructs cardiac images at ∼35 frames-per-second without degrading the image quality.
Impact: The proposed accelerator is capable to reconstruct 35 frames in one second as compared to the CPU-based counterparts which can only reconstruct 2 frames/second for a given GRAPPA reconstruction setting in our experiments.
How to access this content:
For one year after publication, abstracts and videos are only open to registrants of this annual meeting. Registrants should use their existing login information. Non-registrant access can be purchased via the ISMRM E-Library.
After one year, current ISMRM & ISMRT members get free access to both the abstracts and videos. Non-members and non-registrants must purchase access via the ISMRM E-Library.
After two years, the meeting proceedings (abstracts) are opened to the public and require no login information. Videos remain behind password for access by members, registrants and E-Library customers.
Keywords