Data acquisition and reconstruction speed both are crucial for real-time MRI. However, MR image reconstruction speed is highly dependent on the processing capabilities of the hardware platforms (e.g. CPUs, GPUs). Recently, it has been observed that Field Programmable Gate Arrays (FPGA) are a potential candidate to address the computational demands of parallel MRI algorithms. This paper presents the first design effort to implement high performance 32-bit floating-point FPGA-based coprocessor for real-time GRAPPA reconstruction. In-vivo results of 12-channel, 3.0T human-head dataset show that the proposed system speeds up the image reconstruction time up to 106x without compromising image quality.
How to access this content:
For one year after publication, abstracts and videos are only open to registrants of this annual meeting. Registrants should use their existing login information. Non-registrant access can be purchased via the ISMRM E-Library.
After one year, current ISMRM & ISMRT members get free access to both the abstracts and videos. Non-members and non-registrants must purchase access via the ISMRM E-Library.
After two years, the meeting proceedings (abstracts) are opened to the public and require no login information. Videos remain behind password for access by members, registrants and E-Library customers.
Keywords