Abstract #1911

Resource-efficient architecture of FPGA-based 2D FFT processors

Limin Li¹ and Alice M Wyrwicz^1,2

¹Center for Basic MR Research, Northshore University Healthsystem, Evanston, IL, United States, ²Department of Biomedical Engineering, Northwestern University, Evanston, IL, United States

The processing rate for real-time multi-slice image reconstruction on an FPGA can be improved significantly by taking advantage of its parallel processing capability. In particular, multiple 2D FFT processors can be embedded into a single FPGA and run simultaneously. In this abstract, we report a new design of a 2D FFT processor with significant reduced usage of hardware resource. Test results show that an important type of resource, DSP48 slice, can be reduced by up to 50% without degrading processing performance, which implies that more 2D FFT cores can be installed into a single FPGA with a given size.

How to access this content:

For one year after publication, abstracts and videos are only open to registrants of this annual meeting. Registrants should use their existing login information. Non-registrant access can be purchased via the ISMRM E-Library.

After one year, current ISMRM & ISMRT members get free access to both the abstracts and videos. Non-members and non-registrants must purchase access via the ISMRM E-Library.

After two years, the meeting proceedings (abstracts) are opened to the public and require no login information. Videos remain behind password for access by members, registrants and E-Library customers.

Click here for more information on becoming a member.